

31V, 3A, Synchronous, DC/DC Step-Down Converter

CJ92330 DC/DC Regulator

1 Introduction

The CJ92330 device is an easy-to-use synchronous step-down Buck. Which integrated low on resistance high-side and low-side power MOSFETs. The CJ92330 can deliver 3A of output current efficiently with constant on time (COT) control for fast loop response.

This CJ92330 device achieves high power conversion efficiency over a wide load range by scaling down the switching frequency under light-load conditions to reduce switching and gate driving losses.

This CJ92330 device has built-in protection features, such as cycle-by-cycle current limit, hiccup mode short-circuits protection, FB open short protection and thermal shutdown in case of excessive power dissipation. The CJ92330 is available in a space-saving TSOT23-6L package.

2 Available Packages

PART NUMBER	PACKAGE
CJ92330	TSOT23-6


3 Features

- 4.5V to 31V Wide Input Range
- 3A Continuous Output Current
- 70mΩ /45mΩ Internal Power MOSFETs
- 185uA Low Quiescent Current
- Constant On Time Control for Fast Loop Response
- 340kHz Switching Frequency
- Support Up to 98% Large Duty Cycle
- Internal Soft Start
- Output Voltage adjustable from 0.6V
- Support Pre-Biased Output Startup
- Full Protection, Over Current Protection and Hiccup, Output Over Voltage Protection, FB Open Short Protection, Over Temperature Protection

4 Applications

- Surveillance Camera
- Home Appliance and Whitegoods
- Multi-functional Printer
- Automotive
- Industrial Control

Typical Application



Typical Application Circuit

5 Orderable Information

DEVICE	PACKAGE	OP TEMP	ECO PLAN	MSL	PACKING OPTION	SORT
CJ92330M6N	TSOT23-6	-40 ~ 125°C	RoHS & Green	Level 3 168HR	Tape and Reel 3000 Units / Reel	Preview

Note:

ECO PLAN: For the RoHS and Green certification standards of this product, please refer to the official report provided by JSCJ.

MSL: Moisture Sensitivity Level. Determined according to JEDEC industry standard classification.

SORT: Specifically defined as follows:

Active: Recommended for new products;

Customized: Products manufactured to meet the specific needs of customers;

Preview: The device has been released and has not been fully mass produced. The sample may or may not be available;

NoRD: It is not recommended to use the device for new design. The device is only produced for the needs of existing customers;

Obsolete: The device has been discontinued.

6 Pin Configuration and Marking Information

6.1 Pin Configuration




Figure 6-1 Pin Configuration

6.2 Pin Function

PIN		I / O ⁽¹⁾	DESCRIPTION
No.	NAME		
1	GND	G	System ground. GND is the reference ground of the regulated output voltage. Requires extra care during PCB layout. Connect to GND with wide copper traces and vias.
2	SW	P	Switching output of the convertor. Internally connected to source of the high-side FET and drain of the low-side FET. Connect to power inductor.
3	VIN	P	Supply input Pin. VIN supplies power for the internal MOSFET and regulator. The input capacitors are needed to decouple the input rail. Use wide PCB traces to make the connection.
4	FB	I	Feedback input to the convertor. Connect a resistor divider to set the output voltage.
5	EN	I	Enable Pin. Drive EN Pin High to enable IC, otherwise float or pull down EN to disable IC. EN pin Can be tied to VIN by a resistor. Precision enable input allows adjustable UVLO by external resistor divider.
6	BST	P	Bootstrap. Connect a capacitor between SW and BST pins to form a floating supply across the High-side switch driver. Connect a high quality 100nF capacitor from this pin to the SW pin.

(1) I – Input; O – Output; P – Power; G - GND

7 Specifications

7.1 Absolute Maximum Ratings

(TA = 25°C, unless otherwise specified) ⁽¹⁾

SYMBOL	DEFINITION	VALUE	UNIT
V _{IN}	V _{IN} to GND	-0.3 ~ 33	V
SW	SW to GND	-0.7(-5V in 10ns) to V _{IN} + 0.7	V
EN	Max Input current to EN pin	100 ⁽²⁾	uA
BST	BST to SW	-0.3 ~ 6	V
All other pins		-0.3 ~ 6	V
T _{STG}	Storage temperature	-65 ~ 150	°C
T _j	Junction temperature	-40 ~ 150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) For details on Ens ABS max rating, please refer to the Enable Control section.

7.2 Recommended Operating Conditions

SYMBOL	DEFINITION	RATING	UNIT
BST	BST to SW	4~5	V
V _{IN}	V _{IN} to GND	4.5~31	V
V _{OUT}	V _{OUT} to GND	0.6 ~ 0.98 x V _{IN} or V _{OUT} <25	V
I _{OUT}	Max continuous Output Current	3	A

7.3 ESD Ratings

SYMBOL	DEFINITION	VALUE	UNIT
HBM	Human body model	±2000	V
CDM	Charged device mode	±1500	

7.4 Thermal Information

SYMBOL	DEFINITION	RATING	UNIT
R _{θJC}	Junction-to-case(top) thermal resistance	23	°C/W
R _{θJA}	Junction-to-ambient thermal resistance	62	°C/W

Measured on DEMO board 2-layer PCB, 63mmx48mm board.


7.5 Electrical Characteristics
V_{IN}=12V, V_{EN}=2V, T_A=25°C (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input UVLO and Quiescent Current						
V _{IN_UVR}	VIN UVLO rising threshold		4.2	4.28	4.35	V
V _{IN_UVF}	VIN UVLO falling threshold		3.8	3.9	4	V
V _{IN_UV_hys}	VIN UVLO hysteresis			0.38		V
I _{QS}	Shutdown supply current	V _{EN} < 0.3V, V _N =12V		1		uA
I _Q	Quiescent supply current	V _{IN} =12V, No load, V _{FB} = 0.83V, no switching		185		uA
High Side and Low Side MOSFETs						
LK _{GHS}	High-side leakage	V _{EN} =0V, V _{SW} =0V			1	uA
LK _{GLS}	Low-side leakage	V _{EN} =0V, V _{SW} =31V			1	uA
R _{ON_HS}	High-Side Switch on resistance	V _{BST-SW} = 5V		70		mΩ
R _{ON_LS}	Low-Side Switch on resistance	V _{IN} = 12V		45		mΩ
Feedback Voltage and SS						
V _{FB}	Feedback voltage	T _a =25°C	591	600	609	mV
I _{LK_FB}	Feedback leakage	V _{EN} = 1V, V _{FB} = 2V			0.1	uA
T _{SS}	Soft-Start time	V _{FB} from 0% to 100%		2.4		ms
Current Limit						
I _{valley}	Low-Side Current limit	V _{OUT} =0V		4.8		A
ZCD				100		mA
Enable						
V _{EN_R}	EN Rising Threshold	Low to High	1.1	1.2	1.3	V
V _{EN_F}	EN falling Threshold	High to Low	0.94	0.98	1.02	V
V _{EN_Hys}	EN Threshold Hysteresis			0.22		V
R _{EN}	Enable input resistor			1500		kΩ
T _{ON_MIN}	Minimum on time			75		ns
D _{MAX}	Max duty cycle			98		%
V_{OUT} OVP/UVLP threshold						
F _{B_OVP}	Rising			115		%
F _{B_UVP}				35		%
T _{OTP_R}	Thermal shutdown			150		°C
T _{OTP_Hys}	OTP hysteresis			20		°C
T _{OFF_MIN}	Minimum off time			150		ns


(1) Guaranteed by design

7.6 Typical Characteristics


$V_N = 12V$, $V_{OUT} = 5V$, $C_N = 22\mu F$, $C_{OUT} = 44\mu F$, $L1 = 10\mu H$ (DCR=26mohm), and $T_A = 25^\circ C$, unless otherwise noted.




Case Temperature Rise vs. Load Current, $V_{OUT}=5V$




Case Temperature Rise vs. Load Current, $V_{OUT}=3.3V$



Quiescent Current



Shutdown Current



Valley Current Limit vs. Input Voltage

8 Function Description

8.1 Overview




Figure 8-1 Function block diagram

8.2 Pulse-Width Modulation (PWM) Control

The CJ92330 is fully integrated synchronous rectified step-down switch mode converter. Constant-on-time (COT) control is employed to provide fast transient response and easy loop stabilization. At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned ON when the feedback voltage (VFB) is below the reference voltage (VREF), which indicates insufficient output voltage. The ON period is determined by both the output voltage and input voltage to make the switching frequency fairly constant over input voltage range.

After the ON period elapses, the HS-FET is turned off, or becomes OFF state. It is turned ON again when VFB drops below VREF. By repeating operation this way, the converter regulates the output voltage. The integrated low-side MOSFET (LS-FET) is turned on when the HS-FET is in its OFF state to minimize the conduction loss. To avoid shoot-through, a dead-time (DT) is internally generated between HS-FET off and LS-FET on, or LS-FET off and HS-FET on.




Figure 8-2. PFM Operation

An internal compensation is applied for COT control to make a more stable operation even when ceramic capacitors are used as output capacitors, this internal compensation will then improve the jitter performance without affect the line or load regulation.

With the load decrease, the inductor current decrease too. Once the inductor current touch zero, the operation is transition from continuous-conduction-mode (CCM) to discontinuous- conduction-mode (DCM).

When the CJ92330 works in pulse-frequency modulation (PFM) mode during light-load operation, the CJ92330 reduces the switching frequency automatically to maintain high efficiency, and the inductor current drops almost to zero. When the inductor current reaches zero, the low-side will be off the CJ92330 enters Hi-zi state. The output capacitors discharge slowly to GND through R1 and R2. When VFB drops below the reference voltage, the HS-FET is turned on again. This operation improves device efficiency greatly when the output current is low.

8.3 Enable (EN) control

Enable (EN) is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. An internal 1.5MΩ resistor from EN to GND allows EN to be floated to shut down the chip. EN is clamped internally using a 5.5V Zener diode. EN can connected to VIN directly by a resistor.

The EN Pin can connect to VIN by a pull-up resistor, but EN input current need below 100uA. For example, if VIN=24V, the $I_{Zener}=(24-5.5)/R_{PULL-UP}<100\mu A$, So, $R_{PULL-UP}>185K\Omega$.




Figure 8-3 Zener Diode between EN and GND

8.4 Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The CJ92330 UVLO

comparator monitors the input voltage. The UVLO rising threshold is 4.28V(typically), while its falling threshold is consistently 3.9V.

8.5 Internal Soft Start (SS)

Soft start (SS) prevents the converter output voltage from overshooting during start-up. When the chip starts, the internal circuitry generates a soft-start voltage (VSS) that ramps up linearly. When SS is below REF, SS overrides REF, so the error amplifier uses SS as the reference. When SS exceeds REF, the error amplifier uses REF as the reference. The SS time is set to 2.4ms(typically) internally.

8.6 Over-Current Protection (OCP) and Short Circuit Protection (SCP)

The CJ92330 has a valley current-limit control. During LS-FET on, the inductor current is monitored. If the current is higher than valley current limit, the LS limit comparator active. The device enters over current protection mode. High side will not be turned on until the valley current limit disappear. Meanwhile, the output voltage drops until VFB is below the under voltage (UV) threshold (typically 35% of the reference). Once UV is triggered, the CJ92330 enters hiccup mode to restart the part periodically.

During OCP, the device attempts to recover from the over-current fault with hiccup mode. In hiccup mode, the chip disables the output power stage, discharges the soft start, and attempts to soft start again automatically. If the over-current condition still holds after the soft start ends, the device repeats this operation cycle until the over-current condition is removed and the output rises back to regulation levels. OCP is a non-latch protection.

8.7 Pre-Bias Start-Up

The CJ92330 is designed for monotonic start-up into pre-biased loads. If the output is pre-biased to a certain voltage during start-up, the BST voltage is refreshed and charged, and the voltage on the soft start is charged as well. If the BST voltage exceeds its rising threshold voltage and the soft-start voltage exceeds the sensed output voltage at FB, the part works normally.

8.8 Output OVP and UVP

The CJ92330 monitors a resistor divided VFB to detect over- and under-voltage. When VFB becomes higher than 115%(typically) of the target voltage, the over-voltage protection (OVP) comparator output goes high, and the circuit will turn on the low side MOSFET to discharge the output. LSFET will turn off until the negative current (-1.1A typically) limit is triggered then LSFET will remain off for 5us to turn on again. IC will repeat this behavior until the output OVP condition is removed. When VFB drops below 35%(typically) of VREF, the UVP comparator output goes high, and the CJ92330 enters the hiccup protection.

8.9 Large Duty Cycle Operation

When CJ92330 will automatically extend the On time to support the application when VIN is close to VOUT. The frequency extend circuit will be triggered when Toff min time is reached. The CJ92330 can support up to 98% maximum duty cycle.

8.10 Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, the entire chip shuts down. When the temperature falls below its lower threshold (typically 130°C), the chip is enabled again.

9 Application and Implementation

9.1 Typical Application Circuit




Figure 9-1 Typical VOUT=5V/3A application




Figure 9-2 Typical VOUT=3.3V/3A application




Figure 9-3 Typical VOUT=2.5V/3A application




Figure 9-4 Typical VOUT=1.8V/3A application




Figure 9-5 Typical VOUT=1.2V/3A application




Figure 9-6 Typical VOUT=1V/3A application

9.2 Setting the Output Voltage

The CJ92330 output voltage can be set by the external resistor dividers. First, choose a value for R2. R2 should be chosen reasonably, a small R2 will lead to considerable quiescent current loss while too large R2 makes the FB noise sensitive. It is recommended to choose a value within 2k to 100k for R2. The reference voltage is fixed at 0.6V. The feedback network is shown below Figure.




Figure 9-7 Feedback Network

Choose R1 and R2 using Equation:

$$V_{OUT} = V_{FB}(R_1 + R_2)/R_2$$

9.3 Selecting the Inductor

The inductor is necessary to supply constant current to the output load while being driven by the switched input voltage. A larger-value inductor will result in less ripple current that will result in lower output ripple voltage. However, a larger-value inductor will have a larger physical footprint, higher series resistance, and/or lower saturation current. A good rule for determining the inductance value is to design the peak-to-peak ripple current in the inductor to be in the range of 30% to 60% of the maximum output current, and that the peak inductor current is below the maximum switch current limit. The inductance value can be calculated by:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times F_{OSC}}$$

Where ΔI_L is the inductor ripple current.

The inductor should not saturate under the maximum inductor peak current, where the peak inductor current can be calculated by:

$$I_{L (MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

9.4 Selecting Input capacitor

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply the AC current to the stepdown converter while maintaining the DC input voltage. Ceramic capacitors are recommended for best performance and should be placed as close to the VIN pin as possible. Capacitors with X5R and X7R ceramic dielectrics are recommended because they are fairly stable with temperature fluctuations. The capacitors must also have a ripple current rating greater than the maximum input ripple current of the converter. The input ripple current can be estimated as follows:

$$C_{IN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

The worst case occurs at $V_N = 2V_{OUT}$, where:

$$I_{CIN} = \frac{I_{OUT}}{2}$$

For simplification, choose the input capacitor with an RMS current rating greater than half of the maximum load current. The input capacitance value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose the input capacitor that meets the specification. The input voltage ripple can be estimated as follows:

$$\Delta V_{IN} = \frac{I_{OUT}}{F_{OSC} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Under worst-case conditions where $V_N = 2V_{OUT}$:

$$\Delta V_{IN} = \frac{1}{4} \times \frac{I_{OUT}}{F_{OSC} \times C_{IN}}$$

9.5 Selecting the Output Capacitor

The output capacitor is required to maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended. The output voltage ripple can be estimated as:

The output capacitor maintains the DC output voltage ripple. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation:

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{OSC} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times F_{OSC} \times C_{OUT}}\right)$$

Where L is the inductor value, and RESR is the equivalent series resistance (ESR) value of the output capacitor, F_{osc} is the switching frequency. Note that, in real application, should consider that the ceramic capacitor capacitance has derating.

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. The output voltage ripple caused by ESR is very small. For simplification, the output voltage ripple can be estimated as:

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{OSC} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(\frac{1}{8 \times F_{OSC} \times C_{OUT}}\right)$$

In the case of POSCAP capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated as:

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{OSC} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The CJ92330 can be optimized for a wide range of capacitance and ESR values.

Besides considering the output ripple, chose larger output capacitor also can get better load transient response, but maximum output capacitor limitation should be also considered in design application. If the output capacitor value is too high, the output voltage can't reach the design value during the soft-start time, and then it will fail to regulate. The maximum output capacitor value C_{OUT_max} can be limited approximately by:

$$C_{OUT_MAX} = (I_{limit_ave} - I_{OUT}) \times T_{SS} / V_{OUT}$$

Where, I_{LIM_AVG} is the average start-up current during soft-start period, T_{SS} is the soft-start time (2.4ms typically).


The recommended parameters for typical output application as table 1 shown.

Table 1: Resistor Selection for Common Output Voltages


V_{OUT} (V)	R1 (k Ω)	R2 (k Ω)	L (μ H)	C_{OUT} (μ F)
5	37.4	5.1	10	44
3.3	23	5.1	6.8	44
2.5	16	5.1	4.7	44
1.8	10.2	5.1	2.2	44
1.2	5.1	5.1	2.2	44
1	3.4	5.1	2.2	44

9.6 Application Curve


$V_N = 12V$, $V_{OUT} = 5V$, $C_{IN} = 10\mu F$, $C_{OUT} = 44\mu F$, $L1 = 10\mu H$, and $T_A = 25^\circ C$, Frequency = 340kHz, unless otherwise noted.




Output Voltage ripple ($I_{OUT}=0A$)




Output Voltage ripple ($I_{OUT}=3A$)




Start – Up through VIN ($I_{OUT}=0A$)




Start – Up through VIN ($I_{OUT}=3A$)




Shutdown through VIN ($I_{OUT}=0A$)



Shutdown through VIN ($I_{OUT}=3A$)




Start – Up through EN ($I_{OUT}=0A$)




Start – Up through EN ($I_{OUT}=3A$)


$V_N = 12V$, $V_{OUT} = 5V$, $C_{IN} = 10\mu F$, $C_{OUT} = 44\mu F$, $L1 = 10\mu H$, and $T_A = 25^\circ C$, Frequency = 340kHz, unless otherwise noted. (continued)




Shutdown through EN ($I_{OUT}=0A$)




Shutdown through EN ($I_{OUT}=3A$)




Short Entry ($I_{OUT}=0A$)




Short Entry ($I_{OUT}=3A$)




Short Recovery ($I_{OUT}=0A$)



Short Recovery ($I_{OUT}=3A$)




Short Start - Up through VIN




Short Shutdown through VIN

$V_N = 12V$, $V_{OUT} = 5V$, $C_{IN} = 10\mu F$, $C_{OUT} = 44\mu F$, $L1 = 10\mu H$, and $T_A = 25^\circ C$, Frequency = 340kHz, unless otherwise noted. (continued)




Short EN ON/OFF




Load Transient


($V_{OUT} = 3.3V$, $L = 6.8\mu H$, feedback cap = 47pF, 1.5A to 3A, 3A/us)




Efficiency vs. Load Current, $V_{OUT} = 5V$



Efficiency vs. Load Current, $V_{OUT} = 3.3V$



Load Regulation



Line Regulation

10 Layout

10.1 Layout Guidelines

Efficient layout of the switching power supplies is critical for stable operation. For the high frequency switching converter, poor layout design may cause poor line or load regulation and stable issues. For best results, refer to below figure and follow the guidelines below and take figures as the reference.

- The high current paths (GND, VIN and SW) should be placed very close to the device with short, direct and wide traces.
- Place the input capacitor as close to VIN and GND as possible.
- Place the external feedback resistors as close to FB as possible.
- Keep the switching node (such as SW, BST) far away from the feedback network.
- Add a grid of thermal vias under the exposed pad to improve thermal conductivity.




Figure 10-1. Top Layer





Figure 10-2. Bottom Layer

11 Mechanical Information

11.1 TSOT23-6 Mechanical Information

TSOT23-6 Outline Dimensions



SYMBOL	Dimensions In Millimeters		
	Min.	Typ.	Max.
A	–	–	0.95
A1	0	–	0.10
A2	0.75	0.80	0.85
A3	0.35	0.40	0.45
b	0.38	–	0.46
b1	0.37	0.40	0.43
c	0.13	–	0.17
c1	0.12	0.13	0.14
D	2.82	2.92	3.02
E	2.60	2.80	3.00
E1	1.50	1.60	1.70
e	0.95BSC		
L	0.30	0.40	0.50
θ	0°	–	8°